Design of High-speed Burst Mode Clock and Data Recovery IC

时间:2015-07-30 11:09:07
【文件属性】:

文件名称:Design of High-speed Burst Mode Clock and Data Recovery IC

文件大小:706KB

文件格式:PDF

更新时间:2015-07-30 11:09:07

Burst Mode CDR

Design of a high bit rate burst mode clock and data recovery (BMCDR) circuit for gigabit passive optical networks (GPON) is described. A top-down design flow is established and some of the key issues related to the behavioural level modeling are addressed in consideration for the complexity of the BMCDR integrated circuit (IC). Precise implementation of Simulink behavioural model accounting for the saturation of frequency control voltage is therefore developed for the BMCDR, and the parameters of the circuit blocks can be readily adjusted and optimized based on the behavioural model. The newly designed BMCDR utilizes the 0.18μm standard CMOS technology and is shown to be capable of operating at bit rate of 2.5Gbps, as well as the recovery time of one bit period in our simulation. The developed behaviour model is verified by comparing with the detailed circuit simulation.


网友评论

  • 正需要这个资料,给了我很大帮助,谢谢